#225-03

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

re application of

Hirotaka ANAKANO et al.

Serial No. 09/855,723

Filed May 16, 2001

GROUP 2812

Examiner Unknown

SYSTEM OF MANUFACTURING SEMICONDUCTOR INTEGRATED CIRCUIT

INFORMATION DISCLOSURE STATEMENT

Commissioner for Patents
Washington, D.C. 20231

Sir:

In compliance with Rules 1.97 and 1.98, and in fulfill-ment of the duty of disclosure under Rule 1.56, the accompanying documents, copies of which are attached to this statement, are made of record on the enclosed sheet.

A concise explanation of the relevance of these items is that these references were discovered during any searches they or their client had made, or that they were considered in the preparation of the application.

Under the provisions of 37 CFR 1.97(e), the undersigned hereby certifies that no item contained in this Information Disclosure Statement was known to any individual designated in \$1.56(c), more than three months prior to the filing of this Statement.

Respectfully submitted,

YOUNG & THOMPSON

Bv

Robert J. Patch Attorney for Applicants
Registration No. 17,355

745 South 23rd Street Arlington, VA 22202

Telephone: 70:

703/521-2297

CEIVED

August 16, 2001

